

1 **IN THE SPECIFICATION**

2 On page 9, line 10, of the specification, please insert the following brief descriptions for
3 Figures 1-26 as follows:

4 **--BRIEF DESCRIPTIONS OF THE DRAWINGS**

5 A preferred exemplary embodiment of the present invention will hereinafter be
6 described in conjunction with the appended drawings, wherein like designations denote
7 like elements and:

8 Figure 1 illustrates one embodiment of the headset incorporating a noise
9 cancellation system according to various aspects of the present invention;

10 Figures 2A-B depict front and sectional side views of one of the earpieces of the
11 headset of Figure 1, respectively;

12 Figures 3 and 3A are block diagrams of control systems for the headset of Figure
13 1;

14 Figure 4 is a sectional view of the headset incorporating a pressure sensitive
15 noise cancellation system according to various aspects of the invention;

16 Figure 5 is a schematic diagram of a switching system according to various
17 aspects of the present invention;

18 Figure 6 is a schematic of diagram of a pressure sensitive noise cancellation
19 control system according to various aspects of the present invention;

20 Figures 7 and 8 depict front and sectional side views, respectively, of a switched
21 headset according to various aspects of the present invention;

22 Figures 9A-B are schematic diagrams of variable gain and pressure sensitive
23 noise cancellation control systems according to various aspects of the present
24 invention;

25 Figure 10 is a block diagram of a headset noise cancellation system using a
26 subsonic acoustic signal according to various aspects of the invention;

1 Figure 11 is a schematic and block diagram of a variable gain control system for
2 a noise cancellation system;

3 Figure 12 is a schematic and block diagram of the variable gain control system
4 for a noise cancellation system employing phase lock loop circuits;

5 Figure 13 is a schematic and block diagram of a control system for a noise
6 cancellation system including power control circuitry;

7 Figure 14 is a schematic and block diagram of a control system for a noise
8 cancellation system including variable power control circuitry;

9 Figure 15 is a schematic diagram of the switched mode voltage generator
10 suitable for use in the system to Figure 14;

11 Figure 16 is a schematic diagram of a power amplifier having variable voltage;

12 Figure 17 is a block diagram of a noise cancellation circuit according to various
13 aspects of the present invention having a pass-through audio input signal;

14 Figure 18 is a block diagram of a noise cancellation system controller according
15 to various aspects of the present invention suitable for use in a headset;

16 Figure 19 is a schematic diagram of an exemplary mixer circuit for use in the
17 controller of Figure 18;

18 Figure 20 is a schematic diagram of an exemplary equalizer for use in the
19 controller of Figure 18;

20 Figure 21 is a schematic diagram of an exemplary meeting circuit suitable for
21 use in the controller of Figure 18;

22 Figure 22 is a schematic of an exemplary oscillator suitable for use in the
23 controller of Figure 18;

24 Figure 23 is a schematic diagram of an exemplary power amplifier suitable for
25 use in the controller of Figure 18;

26 Figure 24 is a schematic diagram of an exemplary error amplifier suitable for use
27 in the controller of Figure 18;